All alternatives

View full report

1 alternatives on file. Sign in to view them.

Technical parameters

Datasheet-verified parameters

24 items
ParameterValue and test conditionsSource
Package32-lead 5 × 5 mm QFN
Operating temperature rangeMin: -40 °C, Typ: +25 °C, Max: +105 °C
RoHSGreen
Supply voltage, VDD (Normal mode)Min: 2.3 V, Max: 5.5 V, VSS_EXT = 0V
Supply current, IDD (Normal mode)Typ: 150 μA, Max: 200 μA, VSS_EXT = 0V
Supply voltage, VDD (Bypass mode)Min: 2.7 V, Typ: 3.4 V, Max: 5.5 V, VSS_EXT = -3.4V
Supply current, IDD (Bypass mode)Typ: 50 μA, Max: 80 μA, VSS_EXT = -3.4V
Negative supply voltage, VSS_EXTMin: -3.6 V, Max: -2.4 V
Digital input highMin: 1.17 V, Max: 3.6 V
Digital input lowMin: -0.3 V, Max: 0.6 V
RF input power, CWMax: Figure 5 + 23 dBm (9 kHz–48 MHz), Figure 5 + 23 dBm (>48 MHz–6 GHz)
RF input power, pulsedMax: Figure 5 + 28 dBm (9 kHz–48 MHz), Figure 5 + 28 dBm (>48 MHz–6 GHz)
Absolute Maximum Supply voltage, VDDMin: -0.3 V, Max: 5.5 V
Absolute Maximum Digital input voltageMin: -0.3 V, Max: 3.6 V
Storage temperature rangeMin: -65 °C, Max: +150 °C
ESD voltage HBM, all pinsMax: 3000 V
ESD voltage CDM, all pinsMax: 1000 V
Frequency range9 kHz to 6 GHz
Attenuation range31.75 dB
Attenuation steps0.25 dB, 0.5 dB, 1 dB
Monotonicity (0.25 dB)Up to 4 GHz
Monotonicity (0.5 dB)Up to 5 GHz
Monotonicity (1 dB)Up to 6 GHz
Control voltage1.8V
All parameters (6)ExpandCollapse
Power
Supply voltage, $V_{DD}$2.3 V (Min)
AC and DC characteristics
Frequency Range9 kHz to 6 GHz
Impedance50Ω
Environment and package
Operating temperature range-40 °C (Min)
Other
Attenuation Range31.75 dB
Packaging32-lead 5 x 5 mm QFN

Pinout and package

Figure 35 • Pin Configuration …
Figure 35 • Pin Configuration …
Package: 32-lead 5 × 5 mm QFN
PinNameFunctionSource
2VDD(Supply voltage)
3P/S(Serial/Parallel mode select)
4A0(Address bit A0 connection)
7RF1(RF1 port, RF input)
18RF2(RF2 port, RF output)
20VSS_EXT(External VSS negative voltage control)
21A2(Address bit A2 connection)
22A1(Address bit A1 connection)
23LE(Serial interface Latch Enable input)
24CLK(Serial interface Clock input)
25SI(Serial interface Data input)
26C16(D6) (Parallel control bit, 16 dB)
27C8(D5) (Parallel control bit, 8 dB)
28C4(D4) (Parallel control bit, 4 dB)
29C2(D3) (Parallel control bit, 2 dB)
30C1(D2) (Parallel control bit, 1 dB)
31C0.5(D1) (Parallel control bit, 0.5 dB)
32C0.25(D0) (Parallel control bit, 0.25 dB)
1, 5, 6, 8-17, 19GND(Ground)
PadGND(Exposed pad: ground for proper operation)

Documents

Datasheet-verified content is extracted by AI from the manufacturer datasheet. Click a page number to view the original.