搜索结果:ADN2913

共 3 条
  • 匹配型号3
  • 有数据手册3
  • 涉及品牌1

产品搜索结果共 3 条

对比产品型号品牌分类产品描述技术资料替代操作
时钟数据恢复(CDR)

The ADN2913 provides the receiver functions of quantization, signal level detection, and clock and data recovery for continuous data rates from 6.5 Mbps to 8.5 Gbps. The ADN2913 automatically locks to all data rates without the need for an external reference clock or programming. ADN2913 jitter performance exceeds all jitter specifications required by SONET/SDH, including jitter transfer, jitter generation, and jitter tolerance. The ADN2913 provides manual or automatic slice adjust and manual sample phase adjusts. Additionally, the user can select a limiting amplifier, equalizer, or 0 dB EQ at the input. The equalizer is adaptive or it can be manually set. The receiver front-end loss of signal (LOS) detector circuit indicates when the input signal level falls below a user-programmable threshold. The LOS detection circuit has hysteresis to prevent chatter at the LOS output. In addition, the input signal strength can be read through the I 2 C registers. The ADN2913 also supports pseudorandom binary sequence (PRBS) generation, bit error detection, and input data rate readback features. The ADN2913 is available in a compact 4 mm × 4 mm, 24-lead lead frame chip scale package (LFCSP). All ADN2913 specifications are defined over the ambient temperature range of −40°C to +85°C, unless otherwise noted. Applications SONET/SDH OC-1/OC-3/OC-12/OC-48 and all associated FEC rates 1GE, 1GFC, 2GFC, 4GFC, 8GFC, CPRI OS/L.6 up to OS/L.60 Any rate regenerators/repeaters

数据手册2查看详情
专用应用时钟/定时

IC CLK/DATA REC 8.5GBPS 24-LFCSP

数据手册2查看详情
专用应用时钟/定时

IC CLK/DATA REC 8.5GBPS 24-LFCSP

数据手册4查看详情
型号对比
  • + 勾选添加
  • + 勾选添加
已选 0 个,最多 2 个
第 1–3 条,共 3 条

没找到想要的型号?

让 AI 帮你联网查找,或者直接告诉客服。

申请芯片样品

填写型号和样品需求,供样安排确认后会联系你。